A new statistical technique for average power estimation in sequential circuits is presented. Due to the feedback mechanism, conventional statistical procedures cannot be applied to infer the average power of sequential circuits. As a remedy, we propose a sequential procedure to determine an independence interval which is used to generate an independent and identically distributed (iid) power sample. A distribution-independent stopping criterion is applied to choose an appropriate convergent sample size. The proposed technique is applied to a set of sequential benchmark circuits and demonstrates high accuracy and efficiency.
I. Introduction
Power estimation problem in sequential circuits is much more complicated than in combinational circuits because of feedback loops. Unlike those at primary inputs, switching characteristics at latch inputs cannot be acquired without analysis of the embedded finite-state machine (FSM). The analysis of FSM poses a great impediment to accurate power estimation due to its exponential complexity with the number of latches.
In this paper we propose a statistical approach, as outlined in Fig. 1 , to overcome this difficulty. In general, statistical mean estimation procedures require an iid sample, i.e., a random sample of mutually independent power data. However, in sequential circuits power dissipations in consecutive clock cycles are temporally correlated. Thus, special care has to be taken in collecting the sample power data for mean analysis. We propose a sequential procedure to dynamically determine a proper independence interval separated by which two sample power data can be treated as mutually independent. This procedure is based on three independence tests which examine with certain significance the hypothesis that a power sequence is independent. Using the independence interval, an iid power sample can be generated. Sample size is controlled by measuring the convergence of the average power estimate by a distributionindependent criterion developed previously [Sj. Compared with previous approaches [I, 2,3,4], our technique has the advantage of improved accuracy and simulation efficiency, The rest of the paper is organized as follows. In Section II we propose a random process model for power dissipation in sequential circuits and explain its effect on the performance of conventional statistical techniques. In Section Permission to make digit&hard copy of all or part of this work for personal or classroom use is granted without fee pmvided that copies are not made or distributed for profit or commercial advantage, the copyright notice, the title of the publication and its date appear, and notice is given that copying is by permission of ACM, Inc. To copy otbenvise, to republish, to post on servers OI to redistribute to lists, requires prior specitic pexmission and/or a fee. 01997 ACM 049791~903-3LWOgS3.50 III we introduce a sequential procedure to select an independence interval for generation of iid power sample. The implementation of the proposed technique is described in Section IV. along with the experimental results of a set of benchmark circuits, followed by concluding remarks in Section V.
II. Statistical Power Dissipation Model
Ignoring the contribution due to leakage power, switching activity accounts for the major source of power dissipation in CMOS circuits which can be described by the following model:
where Ng is the number of elements of the circuit, Vj and Sj 0' = k -1, k) are the primary input pattern and state vector during jth clock cycle, respectively. Ci is the effective loading capacitance which takes into account short circuit power and internal capacitances. ni is the transition count at node i. T is the clock cycle time and V~D is the power supply voltage. Because V and S are random quantities, so does P. In addition, the feedback of latch signals introduce 
temporal correlations among power dissipations in neighboring clock cycles. Thus, the power dissipation behavior of sequential circuits needs to be modeled as a random process. For average power estimation, unfortunately, due to temporal correlations conventional statistical techniques can no longer apply. For a correlated power sequence, while it remains true that sam 2 le mean is an unbiased estimator of II, sample variance s, is not an unbiased estimator of u2. If the sample data are positively correlated, as is very often the case in practice, the sample variance will have a negative bias, i.e., E[si] < g2. In statistical power estimation, sz is used to construct a confidence interval of the mean which directly determines the sample size that meets the convergence criterion. With negative bias in s$ the confidence interval will be overly narrow. This causes premature termination of power simulation and less-than-specified estimation accuracy.
III. Generation of IID Power Sample
The above problem justifies the need to develop a technique to generate a random power sample from a sequential circuit. Unlike previous approaches which resort to explicit or implicit FSM analysis, our,approach "extracts" a random sample directly from the correlated power sequence. This task is equivalent to extracting an iid sequence from the original time series since a random sample can be viewed as generated from an iid random process. To proceed, we assume that {Pj) is &mixing [8] and stationary with finite variance. In essence, &mixing refers to the property that the behavior of {Pj} at two time instants become increasingly independent of each other as they get further apart. This is a mild assumption and is mostly true in practice. Given an observation sequence PI, P2, . . ., P, of (Pj}, by stationarity all P,+'s have identical distribution functions F(p). If there is an interval of m clock cycles such that Pk and Pk+,,, are independent, then PI, PI+m, PI+2,,.,, . . . is an iid sequence, again by stationarity. The existence of m is guaranteed by that {Pj} is &mixing. If we can manage to find an independence interval m, a random sample can be obtained simply by recording the power dissipation once for every m clock cycles. To do this, first we use hypothesis tests to quantify the independence of a data sequence. Based on the test results, we develop a sequential procedure to dynamically choose the independence interval.
III-A Hypothesis Tests for Independence
In an independence test, we test the validity of the following hypothesis and its alternative H:
Sequence is independent

A:
Sequence is not independent (2)
In the following, we apply three such tests to determine the likelihood of the hypothesis for a power sequence. These tests examine various aspects of {Pj}, therefore minimize the probability of erroneous test outcome due to statistical fluctuations in the observation sequence. N(D,,) as n + co. Intuitively, for an iid sequence p^l IS most likely close to zero due to lack of correlation, Thus, for IfPl,..., P, is an iid sequence, the test statistic Cn =
Lag-One AutocorreIation Coefficient Test
\J
(n2 -1) (n-2) aIso converges to the standard normal distribution as n increases [6] . This result can be understood by expressing cn in terms of D,
As n increases, C, and D, become asymptotically cqu& alent and thus have identical limiting distributions. Ncvcrtheless, when n is finite, Cn and D, distribute diffcrcntly.
In practice the values of C, and D, may even bc diffcrcnt enough to lead to opposite test outcomes. Therefore, both tests are adopted to minimize the effect of finite sample size on test results,
The independent hypothesis can also be examined from the spectral perspective of a power sequence. The spectrum of {Pj} is defined as
90) = & 2 Rke-jy -?r<x<?r, (10) I;=-&7
where RI, is the lag-L autocovariance of {Pj). If {Pj} is an iid process, (10) reduces to SO) = $2 (1 .> because Rk = 0 for all k but k = 0. Thus the spectrum of an iid process is constant over all frequency. For a power sequence of finite length n, we use theperiodogram method to estimate its spectrum. In this method, 2rrg(X) is approximated by the sum of its components Tj at frequency 2xj/n, wherej=l,...,n/2: 
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a uniform distribution. Using this result, the independence of a power sequence can be tested by comparing its spectral distribution function with (15) using the KolmogorovSmirnov test [7] , whose test statistic is
En=y(IS+.
The critical value of E,, can be found in the same manner as the lag-one autocorrelation test.
III-B Selection of Independence Interval
Based on the independence tests, a sequential procedure is depicted in Fig. 2 is set to zero and a power sequence is collected by simulating the target circuit for n consecutive clock cycles. The sequence length n is determined by the trade-off between simulation cost and stability of test outcome. The sequence is then tested by all three independence tests for the userspecified significance level. If the hypothesis is accepted unanimously, the iteration stops and and a zero independence interval is returned. Otherwise the trial interval is incremented by one clock cycle to reduce the temporal correlation and a new power sequence of the same length is generated and tested again. The iteration continues until the desired significance level is achieved. The trial interval at the end of iteration is an appropriate independence interval at which an iid power sample can be generated for convergence analysis.
VI. Average Power Estimation and Experimental Results
With the selected independence interval, a two-phase simulation approach is adopted to generate an iid power sample for the sake of efficiency. A zero-delay simulator is invoked to simulate the circuit over the independence interval and power is monitored by a general-delay simulator during the sampling clock cycle. To determine convergence of the average power estimate, we use a nonparametric criterioribased on the order statistics [5] .
The proposed procedure has been implemented on top of our distribution-independent power estimation tool (DIPE) [5] . The default significance level of the independence tests is 0.10 to minimize the probability that a power sequence is erroneously taken as independent when it is autocotrelated. The power sequence length n used in the tests needs to be carefully chosen as well. For simulation efficiency, a small n is desirable; however, the sequence needs to be of appropriate length since the stability of test outcome improves with increasing n. In the following experiments, we in consecutive clock cycles are temporally correlated. On the other hand, statistical average power estimation rcquircs an iid sample. We have developed a sequential proccdurc to select a proper independence interval using which an iid sample can be generated. The sample is then analyzed by a distribution-independent stopping criterion to detcrmino an appropriate convergent sample size. The accuracy and robustness of this technique have been successfully demonstrated.
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choose n = 640 as a good trade-off between stability and e fticiency. We test our implementation with a set of ISCAS89 benchmark circuits on a SPARC 20 workstation with 244 MB memory. Circuits operate at 20 MHz of clock frequency and 5V power supply. The maximum allowable error is 5% with 0.99 confidence level. Primary input signals are assumed to be mutually independent and have probabilities of 0.5. Table 1 shows the power estimation results of the test circuits. In Table 1 , SIM is a very accurate estimate of the real average power. 1.1. is the independence interval determined by the procedure in III-B. p is the average power estimate from a sample of size liste B under column Sample Size which achieves the accuracy specification. The last column reports the CPU time usage. It is shown that our technique can produce accurate average power estimates with reasonable amount of time. With random input patterns, an independence interval of a few clock cycles usually suffices to generate an iid power sample. The capability of dynamic independence interval selection offered by this technique preserves the simulation efficiency of DIPE.
To evaluate the average performance of the technique, we conducted 1,000 simulation runs for every circuit and summarized the results in Table 2 . In this table, 11,i,, I&,, and Ilaus are the minimum, maximum, and average length of the independence interval, respectively. Savs is the average sample size and Davg is the average percentage deviation of the estimation results from the reference value. Err is the percentage of the total runs violating the accuracy specification. Table 2 shows that the estimation results produced by the proposed technique indeed meet the accuracy specification and are in general very accurate.
V. Conclusion
We have proposed a new statistical technique for average power estimation in sequential circuits. Due to the feedback mechanism, power dissipations of a sequential circuit
